
DRAM
P3 DRAM
VCCS
RAS1-
RAS-
CAS1-
CASH1
CASL2-
CASH2-
DRWE
D[0:15]
MAD[0:11]
GNDD
+VDISP
+12V
+5V
+3.3V
CPU
P2 CPU
PARALLEL_1
EDGE26
PD[0:7]
STRB-
AUTOFD
ERR-
INIT-
SLCTIN-
ACK-
BUSY
PE
SELECT
COM1
EDGE10
BDCD1
BDSR1
BRXD1
BRTS1
BTXD1
BCTS1
BDTR1
BRI1
COM2
232/485
BDCD2
BDSR2
BRXD2
BRTS2
BTXD2
BCTS2
BDTR2
BRI2
485RE-
485DE
RTS2
232_2EN
KEYBOARD
J10
KBCLOCK
KBDATA
SPKR
C3
0603,C0.01
MOLEX4_2MM
175487-4 AMP
SPEAKER
J12
JUMP4
TP272
R2
0603,R33
C4
POWER_IN
J11
FDD_PWR
D3
1SMA5.0AT3
OVER- AND REVERSE
VOLTAGE PROTECTION
HARD_DISK
J3
EDGE40
DASP-
HDCS1-
HDCS0-
HDA2
HDA0
HDA1
IOCS16-
HDIRQ
HDALE
KEY
HDIOR-
HDIOW-
HDD[8:15]
HDD[0:6]
IDED7
HDRESET-
R1
0603,R100
FLOPPY_DISK
J7
T26FAZ-SM-1-TB
HDSEL
RDATA-
WRPRT-
TRK0
WGATE-
WDATA-
STEP-
DIR
MTR0-
DSKCHG
DRV0-
INDEX-
DIGIO1
WDO-
MR-
NETWORK
10BASE-T
Network
P5 Network
J17
MOLEX5_2MM
175487-5 AMP
TXD+
TXD-
RXD+
RXD-
COMPACTFLASH
J2
SANDISK
DO NOT HOT INSERT
JP1
ON=MSYSTEMS
FLASH DISK
JP2
1-2 MASTER
2-3 SLAVE
TP290
SHNT1
VIDEO
P4 VIDEO
Keep 0.08" space between
SHFCLK and others
R/C1
0603,RZ
R94
0603,R0
SHFCLK
SHFCLK_F
M
LP
ENAVDD
FLM
ENAVEE
ENABKL
DAC_CS
EE_CS
EE_SK
EE_DI
EE_DO
J9
VGA
EDGE10
AGND
PANEL_INTERFACE_2
3M30S
PANEL_INTERFACE_1
3M24S
JUMPER TABLE
JP1 COMPACTFLASH TYPE
ON: M-SYSTEMS
JP2 FLASH: 1-2 MASTER;
2-3 SLAVE
JP9 F PANEL:
JP3 VBATT
JP4 RESET
JP5 KBLOCK
JP6 FAILSAFE BOOT ENABLE
JP7 HDD LED
JP8 ON: WD ENABLE
JP9 FLAT PANEL TYPE:
1-2 3.3V, 2-3 5V
BD1
8800-0025-00
PCBOARD
PCBoard: 9400-0025-00
CONFIDENTIAL INFORMATION
Reproduction is strictly forbidden
without written permission of the
company
ZF MicroSystems, Inc.
1052 Elwell Court
Palo Alto, CA, 94303
(650) 965-3800
APPROVALS
Date
Drawn
Alar Kuusik
Checked
Kaido Kevvai
Designed by
ARTEC Design Group, Ltd.
Title
104\VGA\NET: MAIN
Size
C
Document nr
104_VGA_NET.DSN
ZF nr
8800-0025-00
Rev
4
Date:
Friday, March 26, 1999
Sheet
1
of
5


PARALLEL 1
STRB-
AUTOFD
INIT-
SLCTIN-
ERR-
ACK-
BUSY
PE
SELECT
PD[0:7]
SPEAKER
SPKR
KBDATA
KBCLOCK
KEYBOARD
KBLOCK
COM2
COM1
232_2EN
POWER IN
ISA Bus
Parallel
Serial
DRAM
IDE
Floppy
U1
ZF486
U2
LTC1537
U3
U11
LTC1483
JP3
JP4
JP5
JP6
JP7
JP9
RESETDRV
MR-
RESET
HDD LED
BDIS-
1-2 3.3V FP DISPLAY
2-3 5V FP DISPLAY
POWER ON LED
SHNT2
SHNT3
+VDISP
VCCS
PB1
PC104BOARD
RP5
330X4
R3
R3,R330
FLOPPY_DISK
EIDE_INTERFACE
DRAM
ZF MicroSystems, Inc.
1052 Elwell Court
Palo Alto, CA, 94303
(650) 965-3800
Title
104\VGA\NET: CPU
Size C
Document nr 104_VGA_NET.DSN
ZF nr 8800-0025-00
Rev 4
Date: Friday, March 26, 1999
Sheet 2 of 5











M1 MTHOLE3
MD1 FIDUCIAL
MD2 FIDUCIAL
MD3 FIDUCIAL
MD4 FIDUCIAL
MD5 FIDUCIAL
MD6 FIDUCIAL
MD7 FIDUCIAL
MD8 FIDUCIAL

ZF MicroSystems, Inc.
1052 Elwell Court
Palo Alto, CA, 94303
(650) 965-3800

Title			
104\VGA\NET: DRAM			
Size: C	Document nr: 104_VGA_NET.DSN	ZF nr: 8800-0025-00	Rev: 4
Date: Wednesday, March 24, 1999		Sheet 3 of 5	

65545
Flat Panel VGA Controller

DRAM "A" Display Memory Lower 512KB

DRAM "B" Display Memory Upper 512KB

DRAM "C" Frame Buffer or 24-Bit PC-Video Interface

Panel Interface Group

Bus Interface Group

Clock Group

DAC Group

Configuration Pins
2X# = 0 2X LCLK
OS# = 0 External Oscillator (1=Xtal)
AD# = 0 ENABKL & ACTI are A26,A27
TS# = 0 Enable Clock Test Mode
LV# = 0 Input Threshold Level Control

DIGIO1 (RTCIRQ- GPIO_20)
OFF - WD DISABLED
ON - WD ENABLED

Keep 0.08" space between SHFCLK and others

PANEL_INTERFACES

VGA

ZF MicroSystems, Inc.
1052 Elwell Court
Palo Alto, CA, 94303
(650) 965-3800

Title			
104\VGA\NET: VGA			
Size: C	Document nr: 104_VGA_NET.DSN	ZF nr: 8800-0025-00	Rev: 4
Date: Wednesday, March 24, 1999	Sheet 4 of 5		









ZF MicroSystems, Inc.		1052 Elwell Court Palo Alto, CA, 94303 (650) 965-3800	
Title: 104\VGA\NET: NETWORK			
Size: C	Document nr: 104_VGA_NET.DSN	ZF nr: 8800-0025-00	Rev: 4
Date: Wednesday, March 24, 1999		Sheet 5 of 5	